

GRAHAM & JAMES LLP
885 THIRD AVENUE
NEW YORK, NEW YORK 10022
Tel: (212) 848-1000
Fax: (212) 688-2449

Box PCT
Assistant Commissioner of Patent and Trademarks
Washington, D.C. 20231

ATTENTION: PCT GROUP

Re: This express request to immediately begin national examination
procedures 35 USC 371(f).

Inventors: Jean-Marc Dimech

For: PROCESS FOR TRANSMITTING DATA BETWEEN DATA
PROCESSING MEANS AND A RADIO COMMUNICATION NETWORK
AND MODULE AND MOBILE TERMINAL FOR IMPLEMENTING THE
PROCESS

Sir:

The following papers are enclosed for filing the above application under 35
U.S.C. 371:

- ☒ [X] A copy of International Application
- ☒ [X] English translation of International Application with certificate of
Accuracy (translation from French to English)
- ☐ [] Declaration under 35 U.S.C. 371 (c) (4)
- ☒ [X] 2 sheets of formal/informal drawings
- ☒ [X] International Search Report in English
- ☒ [X] International Preliminary Examination Report in English
- ☒ [X] Information Disclosure Statement with International Search Report
in French
- ☒ [X] Preliminary Amendment
- ☒ [X] Check in amount of \$930.00 is enclosed for:
- ☒ [X] the filing fee of \$ 930.00 which was
calculated as shown on the attached sheet.

Assistant Commissioner of
Patent and Trademarks
Page 2 of 2

09/366944
514 Rec'd PCT/PTO 10 SEP 1999

This application is being filed under The Patent Cooperation Treaty, naming the United States Patent and Trademark Office as a Designated Office.


This application is based on International Application PCT/FR98/00490, filed March 11, 1998 which in turn corresponds to:

the priority of which is hereby claimed under the provisions of 35 U.S.C. 119, and the PCT implementing legislation, including 35 U.S.C. 363 and 365.

The Commissioner is hereby authorized to charge any deficiency in the basic filing fee associated with this communication under 35 USC 376(a)(4) to our Deposit Account No. 07-1855. Please do not charge our Deposit Account for multiply dependent claims and/or claims in excess of 20. A duplicate copy of this letter is enclosed.


Respectfully submitted,
GRAHAM & JAMES LLP
Attorneys for Applicant

By:


Eugene C. Rzucidlo
Reg. No. 31,900

Enclosures

EXPRESS MAIL[®] mailing label No. FM326570436US
Date of Deposit September 10, 1999
I hereby certify that this paper or fee is
being deposited with the United States Postal
Service "Express Mail" Post Office to
Addressee" service under 37 CFR 1.10 on the
date indicated above and is addressed to the Assistant
Commissioner of Patents, Washington, DC 20221.



With European or Japanese Search Report
(Not International Search Report)

Patent Office Fees (PCT)

Small Entity

PATENT OFFICE FEE SCHEDULE

BASIC FEE \$

ADDITIONAL FEES:

Total number of claims in excess
of 20, times \$9.00

Number of independent claims
minus 3, times \$39.00

Filing multiple dependent claims \$180.00

TOTAL FILING FEE \$

Other Than Small Entity

PATENT OFFICE FEE SCHEDULE

BASIC FEE \$840.00

ADDITIONAL FEES:

Total number of claims 25; in excess
of 20,5 times \$18.00 \$ 90.00

Number of independent claims 1;
In excess 3, times \$78.00

Filing multiple dependent claims \$260.00

TOTAL FILING FEE \$930.00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Jean-Marc DIMECH

SERIAL NO.: To be Assigned Art Unit: TBA

FILED : Concurrently herewith Examiner: TBA

FOR : PROCESS FOR TRANSMITTING DATA BETWEEN DATA
PROCESSING MEANS AND A RADIO COMMUNICATION NETWORK AND MODULE
AND MOBILE TERMINAL FOR IMPLEMENTING THE PROCESS

Assistant Commissioner for Patents
Washington, DC 20231

Sir:

PRELIMINARY AMENDMENT

Prior to examination and calculation of the filing fee,
please amend the present application as follows.

IN THE CLAIMS

Please amend the claims as follows:

1. (Amended) A process for transmitting data between a
radio communication network [(39),] transmitting the data at a
specified rate[,] and data processing means [(40; 95)] linked
to the network [(39)] by access means [(10, 11, 30)]
comprising network interface radio means [(30)] linked to data
adapter means [(86, 96)] interposed between the radio means

[(30)] and the data processing means [(40; 95)] so as to adapt them to the network [(39)], in which the data flow under the control of sequencer means [(8)], [which] said process comprising locking [is one wherein] the sequencer means (8) [are locked] to the rate of the network [(39) so as to synchronize with] and synchronizing the latter with the flow of the data through the adapter means [(86, 96)].

2. (Amended) The transmission process as claimed in claim 1, [in which] comprising controlling at least one buffer register [(32; 33)], for interfacing with the radio means [(30),] of the adapter means [(86, 96) is controlled] in synchronism with the rate of the network [(39)].

3. (Amended) The transmission process as claimed in claim 2, [in which] comprising controlling data adaptation circuits [(87, 88; 97, 98),] connected to the buffer register [(32; 33),] of the adapter means [are controlled] in synchronism with the rate of the network [(39)].

4. (Amended) The transmission process as claims [in one of] claim[s] 1 [to 3], [in which] comprising filling a buffer register [(31) is filled] with data to be sent originating from the processing [(40; 95)]; and generating extraction pulses synchronized with the rate of the network [(39) are generated] in a central unit [(10)] of the sequencer means so as to extract the data from the buffer register (31), adapt them by a coding (86) and transmit them (32) to the radio means (30).

5. (Amended) The process as claimed in [one of claims] claim 1 [to 4], [in which] comprising storing the data originating from the radio means [(30) are stored] in a buffer register [(33)], and generating extraction pulses synchronized with the rate of the network [(39) are generated] in a central unit [(10)] of the sequencer means so as to extract the data from the buffer register [(33)], adapt them by a decoding [(96)] and transmit them (34,11) to the processing means [(40; 95)].

6. (Amended) A data transmission module for implementing the process of claim 1, comprising radio means [(30)] for interfacing with a radio communication network [(39)] transmitting the data at a specified rate, data adapter means [(86, 96)] arranged so as to be interposed between the radio means [(30)] and data processing means [(40; 95)] and to adapt them to the network [(39)], in which the data flow under the control of sequencer means [(8)], wherein the sequencer means [(8)] and the adapter means [(86, 96)] are grouped into a central unit [(10)] comprising means [(81)] for frequency-locking the sequencer means [(8)] to the rate of the network [(39)].

7. (Amended) The transmission module as claimed in claim 6, in which the frequency-locking means comprise a time base [(8)] regulated by the network [(39)].

8. (Amended) The transmission module as claimed in claim 7, in which the time base comprises frequency dividers [(82)] arranged so as to divide the rate of the network [(39)] and

cyclically control data exchanges between the adapter means [(86; 96)] and the radio means [(30)].

9. (Amended) The transmission module as claimed in claim 8, in which the adapter means [(86; 96)] comprise at least one buffer register [(32; 33)] for exchanging with the radio means [(30)], which is controlled by the frequency dividers [(82)].

10. (Amended) The transmission module as claims in [one of claims] claim 8 [to 9], in which the adapter means [(86; 96)] are connected to at least one buffer register [(31; 34)] for exchanging with the processing means [(40; 95)], which is controlled by the frequency dividers [(82)].

11. (Amended) The transmission module as claimed in [one of claims] claim 8 [to 10], in which the adapter means [(86; 96)] are arranged so as to carry out the adaptation in synchronism with said exchanges with the radio means [(30)].

12. (Amended) The transmission module as claimed in claim 11, in which the sequencer means [(8)] are arranged so as to control in succession a transfer of data from the processing means [(40; 95)] to a send path input buffer register [(31)], from the latter to the adapter means [(86)] and from the latter to the radio means [(30)] through a send-mode output register.

13. (Amended) The transmission module as claimed in [one of claims] claim 11 [and 12], in which the sequencer means [(8)]

are arranged so as to control in succession a transfer of data from the radio means [(30)] to a receive path input register [(33)], from the latter to the adapter means [(96)] and from the latter to the processing means [(40; 95)] through a receive-mode output register [(34)].

14. (Amended) The transmission module as claimed in [one of claims] claim 6 [to 13], in which the processing circuits [(95)] are incorporated into the module.

16. (Amended) The mobile terminal as claimed in claim 15, in which the processing means [(95)] are arranged so as to process data exchanged with the [INTERNET] internet network.

17. (Amended) The mobile radio telephone terminal incorporating the module as claimed in [one of claims] claim 6 [to 13].

Please add the following new claims:

18. The mobile radio telephone terminal incorporating the module as claimed in claim 7.

19. The mobile radio telephone terminal incorporating the module as claimed in claim 8.

20. The mobile radio telephone terminal incorporating the module as claimed in claim 9.

21. The mobile radio telephone terminal incorporating the module as claimed in claim 10.

22. The mobile radio telephone terminal incorporating the module as claimed in claim 11.

23. The mobile radio telephone terminal incorporating the module as claimed in claim 12.

24. The mobile radio telephone terminal incorporating the module as claimed in claim 13.

25. The mobile radio telephone terminal incorporating the module as claimed in claim 14.

REMARKS

The claims have been amended to remove reference numerals and multiple independent claims and to place the claims in better form with respect to U.S. patent practice. New claims 18 to 25 have also been added.

Early and favorable action is earnestly solicited.

If the Examiner believes that issues may be resolved by a telephone interview, the Examiner is respectfully urged to telephone the undersigned at (212) 848-1046. The undersigned may also be contacted by email at erzucidlo@gj.com.

AUTHORIZATION

No additional fee is believed to be necessary.

The Commissioner is hereby authorized to charge any additional fees which may be required for this amendment, or credit any overpayment to Deposit Account No. 07-1855 Order No. 35615.1.

Respectfully submitted,

GRAHAM & JAMES LLP

Eugene C. Rucidlo
By: Eugene C. Rucidlo
Reg. No. 31,900

Date: September 10, 1999

GRAHAM & JAMES LLP
885 Third Avenue
New York, NY 10022

EXPRESS MAIL CERTIFICATE

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express mail to addressee (mail Label **EM326570436US**) in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231 on September 10, 1999

Eugene C. Rucidlo
Name of Applicant, assignee
Or registered representative

Eugene C. Rucidlo
Signature

September 10, 1999

Date of Signature

2/PRTS

09/380944
514 Rec'd PCT/PTO 10 SEP 1992

EM047497614US

Process for transmitting data between data processing means and a radio communication network and module and mobile terminal for implementing the process.

Radio communication networks have been developed over the last few years in order to transmit voice signals from or to mobile radio telephones. In order to guard against radio noise, the trend has evolved towards digital transmissions with coding of the voice. Hence, a network such as the GSM network, for example, also allows data to be transmitted with a portable handset. It is thus possible to send short data messages, and hence very limited traffic, in a common radio channel reserved in principle for signaling the setting up and severing of the communications of the various handsets.

It is furthermore possible to link a data processing apparatus, such as a PC, to the radio network. A data adapter is interposed at the output of the PC so as, for example in send mode, to present the data according to a format compatible with that provided for transmission over the network. There may moreover be provision to insert signaling data so as to manage the radio communication. The adapter therefore performs a change of format, or coding, of the data originating from the PC and carries out the reverse operation on reception. However, to avoid transmission errors, the problem arises of synchronization and adaptation between the radio network and the PC for which there is no direct link

with the latter.

The problem would moreover be the same if the data processing application were incorporated into the handset or any other radio terminal, fixed or mobile.

The present invention aims to solve this problem.

To this end, the invention relates firstly to a process for transmitting data between a radio communication network, transmitting the data at a specified rate, and data processing means linked to the network by access means comprising network interface radio means linked to data adapter means interposed between the radio means and the data processing means so as to adapt them to the network, in which the data flow under the control of sequencer means, which process is one wherein the sequencer means are locked to the rate of the network so as to synchronize with the latter the flow of the data through the adapter means.

Thus, the flow of the data, through the adapter means, at the rate of the network allows error-free exchanges with the network since they are synchronized to this rate. The network rate can thus be conveyed over to the processing means through the adapter means. This is because the latter capture

the data originating from the processing means at the network rate, thus providing the processing means with the sought-after information. In the case when data is received by these means, it is the rate of this reception which supplies this information.

The invention also relates to a data transmission module for implementing the process of the invention, comprising radio means for interfacing with a radio communication network transmitting the data at a specified rate, data adapter means arranged so as to be interposed between the radio means and data processing means and to adapt them to the network, in which the data flow under the control of sequencer means, wherein the sequencer means and the adapter means are grouped into a central unit comprising means for frequency-locking the sequencer means to the rate of the network.

As the adapter means are incorporated with the radio means, no problem of time shift or desynchronization arises between them since they can be connected together directly without any cable or transmission amplifier circuit. In addition, this incorporation makes it possible to use common means in time-sharing mode, thereby limiting the volume of hardware and its consumption.

The invention lastly relates to a mobile radio telephone terminal incorporating the module of the invention and more particularly to a mobile radio telephone terminal incorporating the module which may itself incorporate the processing circuits.

The invention will be better understood with the aid of the following description of a preferred embodiment of a mobile radio telephone terminal for implementing the process of the invention, with reference to the appended drawing in which:

- Figure 1 is a block diagram of the terminal, linked to a PC,
- Figure 2 is a timing diagram explaining the sequencing of the terminal, as a function of time t along the abscissa.

The terminal represented, here a mobile radio telephone handset 11, 10, 20, 30, comprises a central unit 10 connected, here bidirectionally, on the one hand, to a circuit 30 with modem 35 for send/receive radio interfacing with a radio communication network 39, here the GSM radio telephone network allowing the transmission of data, and, on the other hand, to a transmission local interface circuit 11, here of the V24 standard, connected to a PC 40 by a link 49, so as to offer this PC access to the GSM network 39.

As a reminder, the conventional dialing and voice communication circuits, comprising in particular a keypad, a microphone, a loudspeaker and their interface circuits, have been shown diagrammatically by the block 20 linked to the radio circuit 30. The central unit 10 manages the block 20, via links which are not represented.

The central unit 10 comprises a microprocessor 9, four buffer registers 31, 32, 33 and 34 and a time base 8, comprising an oscillator 81 followed by frequency dividers 82, controlling the microprocessor 9. The latter comprises four transit buffer registers 91, 92, 93 and 94, two data calculation and adaptation assemblies 86 and 96, a signaling processing assembly 12 with a circuit 13 for the conventional telephone signalings, in circuit mode, and a circuit 14 processing the signalings in packet mode, both linked to a circuit 15 managing the GSM signaling (level 3 of the ISO international standardization for open systems). The central unit 10, and more precisely here the microprocessor 9, furthermore comprises a data processing assembly 95 which is incorporated therein so as to manage an application, here data exchanged through the network 39 with servers of the INTERNET registered trademark.

A path for sending data to be sent over the network 39 leaves from the V24 interface circuit 11 and finishes at the radio circuit 30, passing through, in the order of propagation of the data, the transit register 91, the buffer register 31, the adaptation assembly 86, the buffer register 32 and lastly the transit register 92.

The adaptation assembly 86 comprises a telephone-type signaling data processing circuit 87 and a MINITEL-type signaling data circuit 88. The adaptation assembly 96, receiving the data originating from the network 39, likewise comprises circuits 97 and 98 which functionally are the counterparts of the respective circuits 87 and 88. Provision could however be made for separate integrated circuits for the assemblies 86, 95, 96, for example tailored circuits (ASICs) or a signal processor (DSP) controlled by the microprocessor 9, that is to say functionally forming a unit therewith.

It will be understood that the sole aim of this representation via functional blocks is clarity of exposition. In practice, the assemblies 12, 86, 95 and 96 are in fact tasks executed in time-sharing mode by common circuits of the microprocessor 9. It is appreciated that the various point-to-point links represented merely have the didactic aim of

clear exposition of the data routing steps and that it is in fact a bus which connects the various circuits and is operated sequentially in time-sharing mode by the various tasks setting up these point-to-point links. The transit registers 91 to 94 are therefore physically a single register operated in time-sharing mode. The buffer registers 31 to 34 may likewise be merely a single physical register possibly incorporated into the microprocessor 9.

Incorporating the adaptation of the data into the GSM handset thus avoids the need for a microprocessor-based card linked to the handset in order to perform this adaptation. The total volume, and consumption, of the hardware thus remains limited especially since the single central unit 10, or microprocessor 9, itself, and hence in a centralized and multitask manner, manages the sequencing of its tasks (such as 86, 95, 96), without the need to link a microprocessor-based external adaptation card, and hence without any loss of time corresponding to the negotiations which would be required in like circumstances in the decentralized system which would then be produced.

In the reverse direction, a radio data reception path leaves the radio circuit 30, passes through the circuits 93, 33, 96, 34, 94 and finishes at the circuit 11.

The manner of operation of the GSM terminal with the PC 40 and the data processing assembly 95 will now be explained.

For transmitting data between the PC 40 and another data transmission apparatus connected to the GSM network 39, directly or through another network, the assembly 10 caters for the adaptation of the data exchanged between the two pieces of apparatus, so that these data can be transmitted through the GSM network 39.

In a first case, of setting up a data link in telephone or "circuit" mode to an apparatus connected to the GSM network 39, directly or through the analog STN network, a user instructs, from the PC 40, the sending of the telephone number of the called apparatus. The number sent over the link 49 is received by the circuit 13 via the circuits 11 and 91. To this end, the central unit 10 analyzes the signaling received from the PC 40 and steers it towards the circuit 13 or the circuit 14 depending on its nature: telephone, circuit mode, or of MINITEL type, packet mode. This number is transmitted to the circuit 15 which manages the setting up of the GSM communication, and in particular caters for the functions of the level 3 layer in the seven layers of the international ISO classification. Thus, the circuit 15 exchanges, via the modem 35, a sequence of signaling messages

with the GSM network 39 and adapts this sequence on the basis of the signaling messages received from it in response to each message, so as to manage the setting up and severing of a communication, that is to say the physical tie carrying the application logical link between the two items of data processing apparatus. The circuit 15 also controls the modem 35 for connection to the network 39, in the sense that it can configure it according to specified parameters, such as for example its speed and its modulation frequency.

Once the communication has been set up, through the network 39, between the PC 40 and the called apparatus, the transmission of the data between them brings in the assemblies 86 and 96 so as to adapt the data to be exchanged. The circuits 87 and 97 cater in particular for the adaptation of the data between the V24 interface and the GSM network 39 as regards their format of presentation, respectively in send mode from the PC 40 to the radio circuit 30 and in receive mode, from the latter to the PC 40. Here, this involves the RA1' function of ETSI recommendation 04.21, relating to the assembly/disassembly of V110 frames of 36 or 60 useful bits. It is appreciated that other level 2 adaptation standards, such as ECMA 102, may be envisaged. The V24 interface transmits in asynchronous mode at 2.4, 4.8 or 9.6 kb/s, while, at the GSM network 39 end, the bits are exchanged at a

specified synchronous bit rate of 3.6 or 6 or else 12 kb/s. The circuit 88 carries out the RA0 function of recommendation 04.21, that is to say the bit rate adaptation, between asynchronous data and synchronous data, to the nearest higher bit rate $2^n \times 600$ bits/s (n: positive integer), by padding or deleting "stop" bits, the circuit 98 performing the reverse operation.

In a second case, of setting up a call from the PC 40 to a MINITEL server, the communication setup principle is the same as above but brings in the circuits 14, 87 and 88.

Communications by calling the PC 40 from an apparatus connected to the radio network 39 may be set up likewise.

In this example, the assembly 10 serves as adaptation circuit (level 2) and as communication protocols management (level 3) for setting up the radio links transmitting the data through the GSM network 39. Stated otherwise, the GSM terminal, the network 39 and another similar GSM terminal linking the other data transmission apparatus are transparent in relation to the application, or processing, (level 7 software layers).

However, provision is made here for the assembly 10 to comprise, in addition to the adaptation and protocols for

managing the radio links, functions relating to ISO layers above level 3, and in particular for it to process at least part of the application relating to the data transmitted.

Here, the assembly 95, which is substituted for the PC 40 and for the circuit 11, thus comprises the ISO layers of level higher than 3 for processing applications (level 7) with data transmitted over the INTERNET network, linked to the GSM network 39. The keypad of the assembly 20 and a display (which are not represented) are monitored by the microprocessor 9 under the control of man/machine inter-relation software. It is thus possible to display pages supplied by the servers and to navigate around the INTERNET network by calling the chosen server.

The detailed routing of the data in respect of the elementary steps through which they pass will be specified below, followed by their sequencing, by returning to the example of the radio link with the PC 40.

The bits sent by the PC 40 over the V24 link referenced 49 are received in the circuit 11 in the form of serial bytes flanked by START and STOP bits and stored temporarily in a UART circuit of the interface 11. When a complete byte has been received, the interface circuit 11 sends a transmit

request to the microprocessor 9 and the latter frees itself along with the bus. The UART of the circuit 11 then sends, as input to the send path, the relevant byte over the bus and the transit register 91 stores it temporarily so as to retransmit it to the buffer register 31, which serves as input buffer for data blocks which will be processed by the assembly 86. When a data block, of sufficient size for a V110 frame, has been stored in the register 31, the microprocessor 9, which manages the writing, or reloading thereof and the reading, or emptying thereof, can detect that the sufficient fill threshold has been reached. The microprocessor 9 then transfers the data block from the register 31 into a work register, not represented, of the assembly 86. Software then instructs the microprocessor 9 to execute the data adaptation task indicated above and thus to supply a V110 frame which is stored temporarily in a local output work register, not represented. Thereafter, the latter is emptied into the buffer register 32 so as to free, for other tasks, the work registers of the microprocessor 9. The content of the buffer register 32 is subsequently transmitted to the GSM radio modem 35 by a two-step transfer task, passing via the transit buffer register 92, according to the procedure already explained in respect of the register 91.

The principle of the transmission, over the receive path, of the radio data received, from the radio interface 30 to the V24 interface circuit 11, is similar to that just set forth in respect of the send path and it will therefore not be described further, apart from the fact that the assembly 96 performs the reverse conversion to that of the assembly 86, so as to provide V24 data which is in particular devoid of padding bits.

The synchronizing of the various steps above will now be discussed.

The oscillator 81 of the time base 8 oscillates around a specified frequency as a function of the rate of transmission of the data around the GSM network 39. This specified frequency is not necessarily equal to this rate, but it exhibits a constant, integer or fractional ratio therewith. In this example, so as to guard against the possible drifting of the oscillator, the latter is connected at input to the radio interface 30 so as to receive the rate of the GSM network 39 from the modem 35 and lock on. The rate of the network 39 is in practice defined from the frequency of the radio carrier which locks the oscillator 81 to this frequency. The frequency dividers 82 regularly supply the microprocessor 9 with cyclic pulses at a lower rate, here

trios of pulses S distributed over a period T of 60 ms, each respective pulse S being followed by a period of $\frac{4}{13}$, $\frac{4}{13}$ and $\frac{5}{13}$ of the 60 ms. Furthermore, the dividers 82 supply, on another output, a low-frequency so-called pattern pulse M whenever, here, five of the above pulses S have been generated, that is to say about every $N = 100$ ms.

The time base 8 furthermore supplies clock signals at high frequency (MHz) which control the rate of the microprocessor 9 and in particular the adaptation assemblies 86 and 96.

The pulses S are commands for synchronizing the buffer registers 32 and 33 with the GSM network 39. With each receipt of a pulse S, the microprocessor 9 transfers data of a V110 block from the register 32 to the modem 35, via the transit register 92. The modem 35 comprises, in a manner which is conventional for the GSM network, a buffer register, not represented, making it possible to store two blocks of data which will be interleaved with the addition of redundancy during their radio transmission, which buffer register therefore makes it possible to ensure regular transmission of bit packets between the successive receptions of the data blocks originating from the register 32.

Likewise, here by interleaved time-sharing of the bus, the radio data received by the modem 35 are transferred to the buffer register 33. This synchronization by the pulses S thus avoids any risk of transmission error between the radio interface 30 and the assembly 10. The buffer registers 31 to 34 which, functionally, are in fact a part of the adapter means (86, 96), have a sufficient size to contain several data blocks so as to tolerate fluctuations in the waiting time for the availability of the adaptation assemblies 86 and 96 (availability of the multitask microprocessor 9 to perform the tasks symbolized by the assemblies 86 and 96). However, the V24 data throughput must, on average, be adapted to the V110 data throughput, and hence to the rate of the GSM network 39, manifested by the pulses S and M. It has been found that the pulses M, with period N five times smaller than the average period of the pulses S, defined a period N corresponding to a transmission of an integer number of bytes, independently of the choice of speed from among those provided for on the GSM network 39, thus making it possible to process the data in the form of bytes. Therefore, here it is preferred to synchronize the overall operating cycle of all the send 11, 91, 31, 86, 32, 92, 30 and receive 30, 93, 33, 96, 34, 94, 11 channels or paths to the pattern pulses M, and also together with, in this overall cycle, shorter cycles for, for example, the data transfers, according to the

periodicity of the pulses S.

Between two pattern pulses M, a pattern of five data blocks to be sent is processed in the assembly 86, and likewise on reception in the assembly 96 so as in particular to check the integrity of the data bytes received from the network 39.

Five pulses S thus instruct, in send and receive mode, five successive transfers of blocks forming in total a pattern. In send mode, the data are thus transmitted successively from the V24 interface circuit 11 to the buffer register 31 where they are stored temporarily, and thereafter extracted in synchronism with the network 39 by the pulses S so as to be adapted thereafter by the V110 coding, the latter being adapted to their long-distance transmission, in the assembly 86, and transmitted to the radio circuit 30 via the send-mode output buffer register 32. In receive mode, the data in the V110 format are transferred successively from the radio circuit 30 to the buffer register 33 where they are stored temporarily, and thereafter extracted by the pulses S in synchronism with the network 39 so as to be adapted (96) by a decoding of the V110 format and transmitted to the receive-mode output buffer register 34 and then to the circuit 11 and to the PC 40, which adapts the format and the bit rate at the PC 40 end.

The byte-by-byte transfers over the bus may be distributed within the period N of the pulses M, that is to say possibly discontinuous transfers, insofar as the scheduled mean throughput of data has flowed over this period N.

Likewise, the adaptation circuits 86 and 96 must perform this adaptation of a pattern in this same period N of the pulses M. In short, this is real-time operation.

It is appreciated that the invention can be implemented through the construction of an assembly, or module, having the functionalities of this detailed example, mobility or portability being merely a subsidiary characteristic.

CLAIMS

1. A process for transmitting data between a radio communication network (39), transmitting the data at a specified rate, and data processing means (40; 95) linked to the network (39) by access means (10, 11, 30) comprising network interface radio means (30) linked to data adapter means (86, 96) interposed between the radio means (30) and the data processing means (40; 95) so as to adapt them to the network (39), in which the data flow under the control of sequencer means (8), which process is one wherein the sequencer means (8) are locked to the rate of the network (39) so as to synchronize with the latter the flow of the data through the adapter means (86, 96).
2. The transmission process as claimed in claim 1, in which at least one buffer register (32; 33), for interfacing with the radio means (30), of the adapter means (86, 96) is controlled in synchronism with the rate of the network (39).
3. The transmission process as claimed in claim 2, in which data adaptation circuits (87, 88; 97, 98),

connected to the buffer register (32; 33), of the adapter means are controlled in synchronism with the rate of the network (39).

4. The transmission process as claimed in one of claims 1 to 3, in which a buffer register (31) is filled with data to be sent originating from the processing means (40; 95), and extraction pulses synchronized with the rate of the network (39) are generated in a central unit (10) of the sequencer means so as to extract the data from the buffer register (31), adapt them by a coding (86) and transmit them (32) to the radio means (30).
5. The process as claimed in one of claims 1 to 4, in which the data originating from the radio means (30) are stored in a buffer register (33), and extraction pulses synchronized with the rate of the network (39) are generated in a central unit (10) of the sequencer means so as to extract the data from the buffer register (33), adapt them by a decoding (96) and transmit them (34, 11) to the processing means (40; 95).

6. A data transmission module for implementing the process of claim 1, comprising radio means (30) for interfacing with a radio communication network (39) transmitting the data at a specified rate, data adapter means (86, 96) arranged so as to be interposed between the radio means (30) and data processing means (40; 95) and to adapt them to the network (39), in which the data flow under the control of sequencer means (8), wherein the sequencer means (8) and the adapter means (86, 96) are grouped into a central unit (10) comprising means (81) for frequency-locking the sequencer means (8) to the rate of the network (39).
7. The transmission module as claimed in claim 6, in which the frequency-locking means comprise a time base (8) regulated by the network (39).
8. The transmission module as claimed in claim 7, in which the time base comprises frequency dividers (82) arranged so as to divide the rate of the network (39) and cyclically control data exchanges between the adapter means (86, 96) and the radio means (30).

9. The transmission module as claimed in claim 8, in which the adapter means (86; 96) comprise at least one buffer register (32; 33) for exchanging with the radio means (30), which is controlled by the frequency dividers (82).
10. The transmission module as claimed in one of claims 8 to 9, in which the adapter means (86; 96) are connected to at least one buffer register (31; 34) for exchanging with the processing means (40; 95), which is controlled by the frequency dividers (82).
11. The transmission module as claimed in one of claims 8 to 10, in which the adapter means (86, 96) are arranged so as to carry out the adaptation in synchronism with said exchanges with the radio means (30).
12. The transmission module as claimed in claim 11, in which the sequencer means (8) are arranged so as to control in succession a transfer of data from the processing means (40; 95) to a send path input buffer register (31), from the latter to the adapter means (86) and from the latter to the radio means (30) through a send-mode output register

(32).

13. The transmission module as claimed in one of claims 11 and 12, in which the sequencer means (8) are arranged so as to control in succession a transfer of data from the radio means (30) to a receive path input register (33), from the latter to the adapter means (96) and from the latter to the processing means (40; 95) through a receive-mode output register (34).
14. The transmission module as claimed in one of claims 6 to 13, in which the processing circuits (95) are incorporated into the module.
15. A mobile radio telephone terminal incorporating the module as claimed in claim 14.
16. The mobile terminal as claimed in claim 15, in which the processing means (95) are arranged so as to process data exchanged with the INTERNET network.
17. The mobile radio telephone terminal incorporating the module as claimed in one of claims 6 to 13.

ABSTRACT

Process for transmitting data between data processing means and a radio communication network and module and mobile terminal for implementing the process.

The terminal implements a process for transmitting data between a radio communication network (39), transmitting the data at a specified rate, and data processing circuits (40; 95) linked to the network (39) by the terminal (10, 11, 30) comprising network interface radio circuits (30) linked to data adapter circuits (86, 96) interposed between the radio circuits (30) and the data processing circuits (40; 95) so as to adapt them to the network (39), in which the data flow under the control of sequencer circuits (8), the sequencer circuits (8) being locked to the rate of the network (39) so as to synchronize with the latter the flow of the data through the adapter circuits (86, 96).

Figure 1

1/2




FIGURE 1

09/380944

2/2





FIGURE 2



DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **RADIO COMMUNICATION TERMINAL FOR PROCESSING DATA, ESPECIALLY OF INTERNET SERVERS AND ELECTRONIC MESSAGING** the specification of which is attached hereto unless the following box is checked:

☒ was filed on March 11, 1998 as United States Application Number or PCT International Application Number PCT/FR98/00490 and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)	Priority Date	Priority Claimed
<u>97 02 929</u> (Number)	<u>France</u> (Country) (PCT)	<u>March 12, 1997</u> (Day/Month/Year Filed)
		Yes <input checked="" type="checkbox"/> No <input type="checkbox"/>

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below.

_____ (Application Number)	_____ (Filing Date)
-------------------------------	------------------------

_____ (Application Number)	_____ (Filing Date)
-------------------------------	------------------------

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application.

_____ (Application Number)	_____ (Filing Date)	_____ (Status – patented, pending, abandoned)
-------------------------------	------------------------	--

_____ (Application Number)	_____ (Filing Date)	_____ (Status – patented, pending, abandoned)
-------------------------------	------------------------	--

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Albert L. Jacobs, Jr. Reg. No. 22,211
Jesse D. Reingold Reg. No. 20,461
Gerard F. Diebner Reg. No. 31,345
Israel Nissenbaum Reg. No. 27,582

Michael J. Brown Reg. No. 37,100
Adam B. Landa Reg. No. 35,236
Joseph R. Keating Reg. No. 37,368
Philip M Weiss Reg. No. 34,751

Address all correspondence to: Intellectual Property Group
Graham & James LLP
885 Third Avenue
New York, New York 10022
(212) 848-1000

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor (given name, family name) Jean-Marc DIMECH
Inventor's signature [Signature] Date November 15, 1999
Residence Chaumont en Vexin Citizenship French
Post Office Address 55, Le Clos de la Vigne 60240 Chaumont en Vexin France

Full name of second joint inventor, if any (given name, family name) _____
Second Inventor's signature _____ Date _____
Residence _____ Citizenship _____
Post Office Address _____

Full name of third joint inventor, if any (given name, family name) _____
Third Inventor's signature _____ Date _____
Residence _____ Citizenship _____
Post Office Address _____

☐ Additional inventors are being named on separately numbered sheets attached hereto.